



ARP INSTRUMENTS, INC. 320 Needham Street, Newton, MA. 02164 617 965-9700

© September 1976, ARP INSTRUMENTS, INC.

THE INFORMATION CONTAINED HEREIN IS CONFIDENTIAL AND PROPRIETARY TO ARP INSTRUMENTS, INC. IT IS DISCLOSED TO YOU SOLELY FOR PURPOSES OF INSTRUCTION AS TO OPERATION OF THE EQUIPMENT AND





1.1	Product Description	.2
1.2	Specifications	.2
1.3	Function Description	.3
THEORY	OF OPERATION	
2.1	Sequencer	.4
	Quantizer	
CIRCUIT	DESCRIPTIONS	
	SEQUENCER	
3.1	Clock On/Off	.5
3.2	One Shot	.5
3.3	Clock Oscillator	.5
3.4	Randomizer, Skip & Reset	.6
	Mask Circuit	
3.6	Step	.6
3.7	Foot Switch Jack	.6
	Counter/Latch	
3.9	Decoder	
3.10	Gate Output Processing	.7

QUANTIZER


3.

.

	3.11	Current Source & Semitone Shift
	3.12	CV Generator & Scanner
	3.13	Counter
		Comparator
	3,15	Sample Control
	3,16	External CV Input
•	SEQUENC	ER TEST POINTS
	CALIBRA	TIONS
	ASSEMBL	Y/DISASSEMBLY
•	BLOCK D	IAGRAM
	GENERA	. INFORMATION (COS/MOS Integrated Circuits) 13
	SCHEMAT	ICS & LAYOUTS

.

.



SECTION 1 INTRODUCTION

1.1 Product Description

The ARP Sequencer, model 1601, is a 16 step sequential voltage generator. A voltage level slider is provided for each of the 16 steps to adjust the voltage output from 0 to +10 volts. The sequencer may be used in a "8 X 2" mode so that cutputs 1 through 8 (bank A) and 9 through 16 (bank B) sequence in parailel, The outputs of banks A and B are prewired to a voltage quantizer which effectively "rounds off" the sequences's voltage to the nearest whole twelfth of a volt. This allows precise tuning since all ARP products are tuned to a 1 volt per octave standard (1/12 volt per semitone).

A low frequency voltage controlled clock governs the

Step, Reset, Start, Stop and Start/Stop jack inputs Accepts +3 V to +10 V Gate

CLOCK

Pulse Width 10% to 100% (less 5 msec.)

PWM (Pulse Width Modulation) Input jack Accepts Q to +10 volts

Frequency Range 0.2 Hz. to 100 Hz.

stepping speed of the sequencer and can be started, stopped, gated, or speeded up either manually or externally.


Position gates provide a constant voltage output (+10 volts) for as long as the sequencer is on a selected position. The position gate outputs are bused to one of the position gate outputs (Gate 1, 2, or 3).


1.2 Specifications

SEQUENCER

Number of positions		•	•	• •	•••	•		•		•	16	
Maximum (unquantiz voltsge output									+	12	v	
Maximum Gata outpu												

	FM Input Sensitivity 2V/OCT max.
	Clock Output
	Warm Up Drift
AUC	NTIZER
	Function
	Maximum Input Voltage (A & B) +10 V
	Maximum Quantized CV
	Output (A & B)
	Range
wo	ER REQUIREMENTS
	Line Voltage






Position Gate Assignment Switches: Supplies a +14 volt gate to one of three Ibused Foutputs.

- 2 Foot Switch Input: (Rear Panel) Supplies a +14 wolt gate to the "Foot Switch Out" jack on the front ganel.
- 3 Position Gate Bus Outputs:+14 volt gate outputs which are usually connected to external envelope generators.
- 4 Position 1 Output: Supplies a +14 volt gate on position 1 (only) to synchronize additional sequencess or synthesizers.
- 5 Clocked Gate Out: Allows the selection of perticular position gates (Gate Bus 1) with control of the pulse width (Clock).

- 12 Pulse Width: Varies the pulse width of the clock.
- 13 Clock FM: Allows external control voltages to increase the speed of the clock (prewired to Gate Bus 1).
- 14 Clock Frequency: Markuelly varies the clock rate from 2Hz to approx, 100 Hz.
- 15 Start/Stop: Alternately starts and stops the sequencer.
- 16 Trig/Gata Switch: Trigger mode ellows the sequencer to be "triggered" on. In the Gate mode, the sequencer is on while the start button is held.
- 1/ Externally starts the sequencer.

- 6 Clock Out: Supplies a +14 volt clock pulse which can trigger external envelope generators.
- 7 Oventized CV Outputs.Provides a control voltage in 1/12 volt increments (0 to +2 volt range) which controls the pitch of external oscillators. The A and 6 outputs are common in the 16 X 1 mode. but separate in the 8 X 2 mode.
- 8 CV In: Allows external control voltages (from a keyboard for example) to be summed with the sequencer's voltage to shift the key in which the sequencer plays,
- 9 Quantizer Inputs: Allows voltages to be "quantized" (rounded to nearest 1/12 volt). Prepatched to the sequencer outputs.
- 10 Sequences Curputs: Provides a 0 to +10

- 18 Externally stops the sequencer.
- 19 Scep: Advances the sequencer to the next position.
- 20 Reset: Resets the sequencer to position 1 (sequential mode only).
- 21 Skip/Wasset: Allows particular positions (from gate bus 3) to either skip past or reset on particular positions.
- 22 Sequencial/Random Mode: Allows clock to advance to each successive position or advance to a random position.
- 23 Mode Switch: Steps the sequencer 16 times, or steps banks A and B 8 times in parallet.
- -24 LED: (Light Emitting Diodes) Indicates which position is on.



SECTION 2 THEORY OF OPERATION

2.1 Sequencer

The heart of the sequencer is the Counter/Latch circuit which produces a four bit binary number. When initially reset, the output of the counter is 0000 (Position 1 code), or zero. Each time the counter receives a pulse from the Mask circuit, the counter receives a pulse from the Mask circuit, the counter advances to the next binary number (0001, 0010, 0011, 0100...1111). The highest binary number, 1111, corresponds to position 16.

This code is supplied to the Decoder circuit which decodes the binary number to one of 16 outputs. For example, when the code 0000 is present on the output of the counter, the decoder will turn on the position 1 output (only); when the code 0001 is present on the output of the counter, the decoder will turn on the present on the output of the counter, the decoder will turn on only the position 2 output, etc.

output of the counter is memorized and held until the next clock pulse. Since the counter is being advanced so fast, the position numbers which are memorized will be random.


2.2 Quantizer


Voltages which are to be quantized to the nearest whole twelfth of a volt are applied to the "A" or "8" input of the quantizer." One quantizer circuit is multiplexed by switching between one of the two inputs (A and B) to provide two independent quantized control voltage outputs. The voltages are quantized and stored extremely quickly, so that two different voltages are quantized (one at a time) faster than can be detected by the ear. As in a standard keyboard, a resistor chain of equal value resistors make up a voltage divider to generate a voltage reference. The voltages produced by this reference CV generator are 0 volts, 1/12V, 2/12V, 3/12V....2V (2 octave range). A high frequency oscillator steps a counter which enables the CV generator voltages to be "scanned" one at a time (0 volts to 2 volts).

When in the "8 X 2" mode, a three bit code is supplied from the counter instead of four. Positions 1 through 8 and 9 through 16 in the Decoder circuit simultaneously decode so that bank A (1-8) and B (9-16) sequence in parallel.

The Voltage Controlled Low Frequency Clock determines when the counter is advanced to the next position by pulsing a one shot circuit. The one shot in turn supplies a pulse to the Mask circuit which advances the counter and disables (masks) the gate outputs during the count advance.

When the sequencer is in the random mode, the Randomizer circuit advances the counter at an extremely high frequency. For each cycle of the low frequency clock, a position number on the The input voltage which is to be "quantized" is compared to the reference CV on the scanner output; if the scanner output is lower than the input voltage, the counter advances until the scanner voltage is just higher than the input voltage. The counter is then stopped (by the Comparator sircuit) and the voltage on the output of the scanner is memorized. The counter is then reset to zero so that the voltage on other input may be quantized next.





3.1 Clock On/Off

Gate signals applied to the start jack set the Q output of Z2B to logic 1 (+15, volts) and Q bar to logic 0 (0 volts). Gate signals applied to the stop jack set the Q output of Z2B to logic 0 and the Q bar to logic 1. Each time a gate signal is applied to the start/stop jack or when the start/stop button is depressed, the Q output of Z2B assumes the logic level of the Q bar output so that the Q and Q bar outputs reverse state.

When the Gate/Trigger switch (S2) is in the gate position, the Q cutput will assume a logic 1 state for as long as a gate is present on the start/stop jack.

Summary: For a clock "on" state, the Q output of Z2B (B point) will be a logic 1. For a clock "off"


3.2 One Shot

A 4 millisecond pulse occurs on the Q output of Z11A when pulsed on the A input (pin 5). The pulse on the output of the one shot is supplied to: 1) the Clock Oscillator to reset the sawtooth: 2) the Reset circuit to lengthen the external reset pulse (if applied) when the E point is at a logic 1; and 3) the Randomizer circuit to momentarily disable the high frequency oscillator (random mode only).

3.3 Clock Oscillator

Three circuits comprise the Clock Oscillator: the Voltage Controlled Oscillator, Sawtooth to Pulse Converter, and Comparator.

Sawtooth Oscillator: Voltages from the clock FM



the base of Q4. Q4 and Q5 are a linear voltage to exponential current converter. Capacitor C7 is initially charged to +15 volts and discharges toward ground through Q5. Z3A and Q7 follow the voltage level on C7 and supply it to the comparator and the sawtooth to pulse converter. The output of the comparator (pin 13, 8) will switch to +15 volts (logic 1) when the sawtooth voltage falls below +7,5 volts. The comparator output is supplied to the one shot which reset capacitor C7 to +15 volts.

Sawtooth To Pulse Converter: Voltages from the Pulse Width Modulation jack and the Pulse Width slider are applied to Z4A and Z4B to set the clock pulse width. The collector of Q8 will be a pulse wave with a pulse width from 20% to 100% depending on the position of the pulse width slider. The pulse output of the clock oscillator is routed to the Gate Output Processing circuit (schematic 2). The one shot pulse will cause the Q and Q bar outputs of Z2A to momentarily reverse state. The output of the high speed oscillator (Z11B) and the Q bar output of Z2A are then combined on Z16C which advances the counter in the Counter/Latch circuit. A "mask" pulse is generated by combining the one shot pulse (4 msec, duration) and the pulse from Z2A (8 microsac, duration) on the output of Z15B (pin 4) to turn off all the gate outputs during the time the counter is advanced from one position to the next.

3.6 Step

When gate signals are applied to the step jack or from the step push button, Z6A pin 3 provides a pulse to the One Shot circuit and the Gate Output Processing circuit.

3.4 Randomizer, Skip & Reset

Z11B is a high speed oscillator (approx. 5 microsec.). When Z16A pin 3 is a logic 1, Z11B produces a high frequency pulse chain on pin 9. When Z16Z pin 3 is at a logic O (ground) Z11B stops oscillating. With slide switch S21 in the Random position, Z10C pin 10 will enable (turn on) the high speed oscillator (Z11B) through Z16A. Z11B will then provide a pulse chain to Mask circuit. When pulsed by the clock escillator, the one shot will momentarily turn off the high speed oscillator through Z10C (pin 12 & 13) to allow the latch in the Counter/Latch circuit to memorize a (random) position. During this mode, Z7B ganerates random voltage levels to vary the frequency of Z118 to insure a random sampling of positions. With S21 in the Sequential mode, Z10C will not affect the frequency of the high speed oscillator. When \$22 is in the skip position, pin 8 of Z9C is at logic D. When the J point is also at a logic 0, Z9C pin 10 then turns on the high speed oscillator which quickly advances the sequencer to the next position (via 216C).

3.7 Foot Switch Jack

The foot switch jack on the front panel provides a +10 volts gate for as long as the foot switch is held and can be patched to any of the input jacks on the front panel.

3.8 Counter/Latch

Z7A is a divide by 16 counter providing a 4 bit code to Z8. Z8 is a latch circuit but normally transmits data to the Decoder circuit unaffected. Z9B and Z9A are connected to the Q and Q bar outputs of Z8 to enable Z13 and Z14 in the Decoder circuit one at a time (sequentially).

In the reset position, the gate signal on the J point is supplied through S22 to Z9D. When the J point is at logic 0, Z9D supplies a logic 1 which resets the counter to position 1 via Z16B. External reset gates may be applied to Q27 and by depressing the reset push button (S23).

3.5 Mask Circuit

6


Z15A pin 3 is logic 1 when the sequencer is in the "sequential" mode which allows the latch (Z8) in the Counter/Latch circuit to transmit data continuously. When pin 3 of Z15A is logic 0, (random mode only) Z8 in the Counter/Latch circuit holds or

3.9 Decoder

Z13 and Z14 decode the binary number from the Latch circuit to one of 16 positions. When S4B is in the 16 X 1 mode, Q11 through 26 will turn on one at a time sequentially (1 through 16). In the 8 X 2 mode, Z13 and Z14 decode in parallel (position 1-8 and 9-16). In the random mode, the counter advances at the rate of the High Speed Oscillator (Z11B, schematic 1) but in this mode, Z8 holds the code which is supplied to the decoders constant. The strobe input of the Z8 allows a random binary number to be memorized on each clock pulse which is supplied to the decoder.

Q11 and Q26 are turned on one at a time and supply voltages to one of the three gate bus lines through the three position gate switches. At the same time, the LED is lit indicating which position is on. The three

stores the date on the counter output.



The voltages from the decoder chips are also supplied to 100K sliders (R57 through R103) to provide a variable voltage level (0 to +10V) for each position.

Voltages from the A bank sliders and the B bank sliders are summed in the output amplifier circuit Z19A and Z18A. When the sequencer is in the 16 X 1 position, the output of the A and B channels are summed together so that the cutputs of Z19B and Z18B will be the same. The Sequencer output voltages supplied by the output amplifiers are routed to the quantizer (schematic 3).

3.10 Gate Output Processing

Gate Output Processing circuit provides 6 outputs:

etc. one at a time sequentially. The remaining bit (LSB) on the Counter output (pin 12) is supplied to the Current Source to shift the resistor chain level up 1/12 of a walt to obtain two voltage levels per resistor in 220.

3.14 Comparator

The scanner output (Z298 pin 7) is supplied to the inverting input of the Comparator (Z23). An external control voltage which is to be quantized is supplied to the noninverting input of the Comparator via the Input Channel Selector.

Initially, the Comparator output is logic 1 (+15 volts) which permits the counter to be advanced by the

Gate Bus 1, Gate Bus 2, Gate Bus 3, Clocked Gate 1, Clock Output, and Position 1 Output.

The Gate Bus 1, 2, and 3 outputs are driven from the 3 position slide switches in the Decoder circuit. Z15C and Z15D are a flip-flop which supplies the Clocked Gate 1 Output and turns on the clock indicator light (CR22). The position 1 output obtains its signal from Position 1 (O11 base) in the Decoder circuit so that more than one sequencer can be synchronized.

QUANTIZER

3.11 Current Source & Semitone Shift

Z29A supplies constant current through 13 equal value resistors (100ohm) located in resistor pack Z20. The voltage drop across each resistor is 2/12 of a volt (two semitones, or one whole tone). Q36 supplies an offset voltage to pin 3 of 2/29A to "shift" or raise the output of the current source (and therefore pins 1 through 14 of Z20) up 1/12 of a volt. Clock through Z24D. As the Counter advances, the voltage on pin 2 of Z23 "steps" in 1/12 volt increments until it exceeds the voltage level on pin 3 of Z23. The output of the Comparator then changes to logic 0 which immediately stops the Counter. The voltage on the Scanner output (now constant) is the nearest 1/12 of a volt level to the input control voltage; therefore, it is supplied to the Channel Memory via Z30C to be stored.

3.15 Sample Control

Z30C is enabled when the Sample Control provides a logic 1 to the clock input of Z28A. Z28A then turns on one of the transmission gates (either channel A or B) for a time period of half a clock cycle. After the quant zed control voltage from Z29C has been supplied to one of the memory circuits, Z27C resets both the Sample Control and the Counter. Additionally, the outputs of Z28A reverse state to switch from one channel to the other (A to B for example). The Quantizer is now ready to quantize the voltage waiting on the other input.

3.12 CV Generator & Scanner

Z21 and Z22 are digitally controlled analog switches which are connected to the CV generator outputs (Z20). The three binary inputs (A, B and C) select one of eight switches to be turned on and connect an input (pins 13, 14, 15, 12, 1, 5, 2, or 4) to the output (pin 3). All of the switches are off when a logic 1 is or pin 6 (inhibit). The A, B and C inputs of Z21 are driven by Z25.


3.13 COUNTER

225 generates a binary number which "counts" from 00000 to 11111. The first bit (MSB) inhibits either 221 or 222 so that only one voltage from 220 is ever on at the same time. The next three bits (pins 6, 9,


3.16 External CV Input

The External CV input allows a control voltage from another synthesizer to be summed with the output of the two Quantizer circuits. The keyboard CV of other instruments can be added to the sequencer's voltage to change the key in which the sequencer plays simply by playing an external keyboard.


The test points on the following two pages illustrate the operation of the circuits in the sequencer in relation to one another.



TEST	FUNCTION	SET UP	SPECIFICATIONS
TP-1	HIGH FREO, OSC,	1. Put the SEQ/RAND switch in the RANDOM mode.	
		2. Put the SEQ/RAND switch in the SEQUENTIAL mode.	O volts (constant)
TP-2	CLOCK ON/OFF	1. Put the TRIG/GATE switch in the GATE position. Depress the START/STOP button.	Start/Slop button held down
		2. Put the TRIG/GATE switch in the TRIGGER position. Depress the START/STOP button.	Alternates between +15 V and 0 V when START/STOP is depressed.
TP-3	ONE SHOT	 Put the CLOCK FREQ, slider at %. Put all other sliders fully DOWN. Start the Sequencer. 	
TP-4	CLOCK SAWTOOTH	 Put the CLOCK FREQ, slider at %. Put all other slicers fully DOWN. Start the Sequencer. 	
TP-5	COMPAR- ATOR	 Put the CLOCK FREO. slider at %. Put all other sliders fully DOWN. Start the Sequencer. 	20 uses typical + 15 V
TP-5	CLOCK	 Put the CLOCK FREQ, slider at %. Put all other sliders fully DOWN. Start the Sequencer. 	
		4. Put the PULSE WIDTH slider fully up.	+15 wolts (constant)
TP.7	ONE SHOT	 Put the CLOCK FREQ. slider at %. Put all other sliders fully DOWN. Start the Sequencer. 	
TP-8	MASK ADVANCE	 Put the CLOCK FREQ, slider at %. Put all other sliders fully DOWN. Start the Sequencer. 	8 usec. typical
TP-9	MASK	 Put the CLOCK FREQ, slider at %. Put all other sliders fully DOWN. Start the Sequencer. 	
TP-10		 Put the CLOCK FREQ, slider at %. Put all other sliders fully DOWN. Start the Sequencer. 	8 usec. typicat +15 V o v




The toll	owing test poi	ints all use the same ponel settings:	NOTE: Test points 11-17 and 19-20 are +15 V puise waves,
QU/	ANTIZER	 Put the SEQ/RAND switch in the SEQUENTIAL position. Put the GATE/TRIG switch in the GATE position. Put the mode switch in the 8 X 2 position. Depress the RESET button (position 1 LED should be lit). Put the POSITION 1 slider about 1/3 up. Put the POSITION 9 slider about 2/3 up. 	
TEST	FUNCTION	SPECIFICATIONS	
TP-11	Ø2 CLOCK	MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM	
TP-12	Ø 1 CLOCK		
TD.12	CENA		



5.1 Seq	uencer & Quantiza	
REF. NO.	TRIMMER.	TRIM PROCEDURE
R19	FREO. CAL,	 Put the CLOCK FREQUENCY SLIDER fully UP. Monitor the CLOCK OUTPUT with a frequency counter or oscilloscope. Put all other sliders fully DOWN. Adjust trimmer R19 for a 10 msec, period waveform (100Hz.).
R26	PULSE WIDTH	 Put all GATE ASSIGNMENT switches fully UP (Gate Bus 1 position). Monitor the CLOCKED GATE 1 OUTPUT with an oscilloscope. Put the GATE/TRIG switch in the TRIGGER mode. Depress the START/STOP button to START the sequencer. Put the CLOCK FREQUENCY slider fully UP. Put the CLOCK FM slider fully DOWN. Put the CLOCK PULSE WIDTH slider fully UP. Turn trimmer R26 fully CLOCKWISE. SLOWLY turn trimmer R26 COUNTER CLOCKWISE until waveform disappears (constant +14 volts). TURN NO FURTHER.
R206 & R207	A OFFSET & B OFFSET ADJUST	 Connect a patch cord from INPUT A jack to INPUT B jack (isolates quantizer inputs). Adjust trimmer R206 for 0 volts ±.005 V on QUANTIZED A OUTPUT. Adjust trimmer R207 for 0 volts ±.005 V on QUANTIZED B OUTPUT.
R226 & R222	QUANTIZER CV V/OCT	 Put ail sliders on the sequencer fully DOWN. Put the TRIG/GATE switch in the GATE mode. Put the sequencer mode switch in the 16 X 1 POSITION. Put the SEQ/RAND switch in the SEQUENTIAL position. Depress the RESET button (position 1 LED should be lit). Put the POSITION 1 SLIDER fully UP. Adjust trimmer R266 for +2.00 wolts on the QUANTIZED OUTPUT A jack. Adjust trimmer R222 for *2.00 wolts on the QUANTIZED OUTPUT B jack.
R217 & R218	A MOD ADJUST 8 MOD ADJUST	1, Put all the sliders on the sequencer fully DOWN. 2, Put the GATE/TRIG switch in the GATE mode.


3. Put the mode switch in the 16 X 1 POSITION. 4. Put the SEQ/RAND switch in the SEQUENTIAL position. 5. Depress the RESET button (position 1 LED should be lit). 6. Connect a patch cord from INPUT A jack to INPUT B jack (isolates quantizer inputs). 7. Monitor the A SEQUENCER OUTPUT with a DVM. 8. Raise the FOSITION 1 SLIDER to %. 9, Measure and record the EXACT VOLTAGE level on the A sequencer output (should be near +5 volts). 10. Connect a patch cord from this A SEQUENCER OUTPUT jack to the CV IN jack. 11. Monitor the QUANTIZER OUTPUT A with a DVM. 12. Adjust trimmer R217 for EXACTLY the same voltage as measured in step 9 (unity gain). 13. Monitor the QUANTIZED OUTPUT 8 with a DVM. 14. Adjust trimmer R218 for EXACTLY the same voltage as measured in step 9 (unity gain). ----

0



REF.	TRIMMER	TRIM PROCEDURE
R5	+5 VOLT SET	 Monitor the power supply's +15 volt output with a digital voltmeter. Adjust R5 for exactly +15,00 volts.
R11	-15 VOLT SET	 Set R5 (+15 volts) first. Put the digital voltmeter's ground lead on the power supply's -15 volt output and put the meter's plus lead on the power supply's ground output. Adjust R11 for exactly +15.00 volts (reversed polarity).


SECTION 6 ASSEMBLY/DISASSEMBLY





1. To Prevent shock when trouble shooting, unplug the sequencer and mount the power supply on the outside rear panel (see above illustration).


2. To remove the main printed circuit board, remove 11 bolts (illustrated abave), remove all slider knobs on the front penel, and gently push on the shafts of the sliders until the board pops loose.

3. To remove the lower jack board assembly, remove the jack nuts on the lower front panel. Then pull the bottom of the power switch out so that the jack board clears the power switch (see illustration to














OR	A B C
	0 0 0 0 1 0 1 0 0 1 1 1
A - O - C B - O - C	0 0 1 0 1 1 1 0 1 1 1 0
	0 0 1 0 1 0 1 0 0 1 1 0
	0 0 0 0 1 1 1 0 1 1 1 1
CD4011AE QUAD 2 INPUT NAND	
CD4013AE TRUTH TABLE TRUTH TA	
CD4016AE QUAD BILATERAL SWITCH	













BOARD LAYOUT COMPONENT SIDE VIEW



POWER SUPPLY LAYOUT BOARD NO. 2904-003

.



.


•


.


N (9

0


20











BOARD 1		PARTS LIST				
REFERENCE	ARP PART NUMBER	ARP/MFG NUMBER	DESCRIPTION			
CR1,2,20,23,24	1200301	IN4148	DIODE, SIGNAL			
CR4-19	5704801		DIODE, LIGHT EMITTING			
Q4,5	7500801		TSTR ASSY, NPN/PNP			
Q1,2,3,9,11-27	1502901	2N3904 -	TSTR, NEW, GP			
Q6.7,8,10,29-36	1203001	2N39D6	TSTR, PINP, GP			
Z4,5	1400501	CA3085	IC, TSTR ARRAY			
Z18,19,26,29,34,35	5601801		IC, OP AMPL, OUAL			
Z23	5ED19D1		IC, OP AMPL, SELECTED			
Z9,27	1404301	CD4001AE	IC, GATE, 4X2I NOR			
23,31,32,33	1404201		그는 것은 것은 것을 잘 잘 못 하는 것을 가지 않는 것을 것을 것 같아. 가지 않는 것을 것을 것 같아. 것 같아.			
		CD4007AE	IC, C MOS PAIR, PLUS INVERTER			
1,6,12,15,24	1400601	CD4011AE	IC, GATE 4XI NAND			
2,28	1404401	CD4013AE	IC, DUAL D. FF. SET/RESET			
230	1404501	CD4016AE	IC, QUAD BILATERAL SWITCH			
25	1400901	CD4024AE	IC, BINARY COUNTER, 7 BIT			
10	14024601	CO4025AE	IC. GATE, 3X3I NOR			
13,14	1404701	CD4028AE	IC. BCD-TO-DECIMAL DECODER			
8	1404801	CD4042AE	IC, QUAD CLOCKED 'D' LATCH			
21,22	1404901					
		CD4051AE	IC, SINGLE & CHANNEL MLTPLX			
16.17	1405101	CD4071BE	IC, QATE, 4X21 OR			
7	1405201	CD4520BE	IC, DUAL BINARY UP COUNTER			
11	1405301	MC14528CP	IC, DUAL MONOSTABLE MULTIVIE			
20	5704101		IC, RESISTOR PACK			
222,226	1000904	U201R1028	POT, ROTARY, 1K, WW, 30%			
217,218	1000906	U20182528	POT, ROTARY, 2.5K, 4W, 30%			
19,26,206,207	1000915	U20181048	POT, ROTARY, 100K, WW, 30%			
15,25,57,60,63,66			POT, SLIDE, LIN, 100K, 1/3W, 30%			
9,72,75,78,82,65,		•				
8,91,94,97,100,						
03						
14	5730702		POT, SLIDE, AUD, 100K, 1/SW, 30%			
1,2	1130612	G-0-010-G-20-0	CAP, TANT, 10UF, 35V, 20%			
1,9,23	1933001	DC-51-01	SWITCH, MOMENTARY, SP			
2,21	1932401	01-481-0006	SWITCH, SLIDE, DPOT			
4	1930701	01-461-0005				
Sector and the sector of the s			SWITCH, SLIDE, 4PDT			
5-20,22	1930601	01-481-0004	SWITCH, SLIDE, OPTT			
23-27	21 32901	09-64-1067	CONN, FLUG, WAPER, 6-PIN			
	21.32801	10-18-2031	CONK, RECEPTACLE, 3-PIN			
DARD 2						
EFERENCE	ARP PART NUMBER	ARP/MFG NUMBER	DESCRIPTION			
994	ETRACAT					
R22	5704501		DIODE			
.6,10.15,20.22	2101201	142A	JACK TINHO			
	2503301	MP52	CEIP. MOUNTING, LED			
DARD 3						
EFERENCE	ARP PART NUMBER	ARP/MEG NUMBER	JESCAIPTION			
		· · · · · · · · · · · · · · · · · · ·	194			
2,3,4,5,7,9,16,	2101201	142A	JACK TINI-D			
7,13,19,30,31,						
1,22						
5,26,27	2100.803	09-52-3062	CONN, BOOY, PLUG, 6-PIN			
			Contrart, DOCT, PLOG, OTHE			
WER SUPPLY						
FERENCE						
	ARP PART NUMBER	ARP/MEG NUMBER	DESCRIPTION			
R1-4	1200401	1164448	PECTIFIED OU LCON 751 MANLAS			
1.5	1303401		RECTIFIER,SILICON,75V,200MA			
		2NG179	TSTR, NPN, PWR			
4,6	1302901	2N3904	TSTR, SILKOON, NPN			
2,3	1303001	2N3906	TSTR, SILICON, PNP			
	1403301	U6A7723393C	IC, VOLTAGE REGULATOR			
11.	1003915	U201 R1048	NOT, ROTARY, LIN, WW, 10%, 100K			
.4	1103612		CAP TANT. 35V. +50%-20%, 10UF			
5	1101701	G-0-010-G-20-0				
	an an M. A. T. M. A.	B41010-250/50	CAP ELECT, 50V, +50%-10%, 250UF			
	5701101	C2804-008	TRANSFORMED DOWED			

